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ABSTRACT
We present a high-speed, energy-efficient Convolutional Neural
Network (CNN) architecture utilising the capabilities of a unique
class of devices known as analog Focal Plane Sensor Processors
(FPSP), in which the sensor and the processor are embedded to-
gether on the same silicon chip.
Unlike traditional vision systems, where the sensor array sends
collected data to a separate processor for processing, FPSPs allow
data to be processed on the imaging device itself. This unique ar-
chitecture enables ultra-fast image processing and high energy
efficiency, at the expense of limited processing resources and ap-
proximate computations.
In this work, we show how to convert standard CNNs to FPSP
code, and demonstrate a method of training networks to increase
their robustness to analog computation errors. Our proposed ar-
chitecture1, coined AnalogNet, reaches a testing accuracy of 96.9%
on the MNIST handwritten digits recognition task, at a speed of
2260 FPS, for a cost of 0.7 mJ per frame.
KEYWORDS
analog computations, convolutional neural networks, embedded
computer vision, energy efficiency, high frame rate, inference.
1 INTRODUCTION
Despite their spectacular successes, today’s deep neural networks
suffer from what has been termed the ‘inference efficiency’ prob-
lem [14]. While these networks perform extremely well when run-
ning on specialised hardware such as GPUs, they are in many cases
not fast or energy efficient enough to be effectively deployed for
real-time applications on less powerful hardware [25]. This has lim-
ited the range of potential applications, given that many artificial
intelligence and (AI) robotics applications operate in real-time and
yet are also power-constrained.
In this paper, we develop and implement a fast and energy ef-
ficient Convolutional Neural Network architecture on a class of
devices known as Analog Focal-Plane Sensor-Processors (FPSPs).
FPSPs integrate the light sensor and the early stage processing of a
traditional vision system, by augmenting each photo-diode with
rudimentary analog computation capabilities. Computations are
∗Both authors contributed equally to this research while at Imperial College London.
1An implementation can be found at https://github.com/brouwa/CNNs-on-FPSPs
said to happen on the focal plane. This architecture reduces the need
for image data to be transferred to a separate processing device,
thus offering the potential for high frame rates (1,000-100,000 FPS,
frames per second) and low power consumption. On the other hand,
FPSPs are very constrained in terms of memory availability, and
only allow for noisy computations because of their analog nature.
This paper’s experimental work was conducted on the SCAMP-5
FPSP [4].
We introduce novel techniques to convert standard neural net-
work layers to FPSP code, and demonstrate a method of training
networks to increase their robustness to the effects of approximate
computation. To summarise, the contributions of this paper are:
• a custom training process, providing neural networks pa-
rameters for an FPSP, and robust to noisy computations. The
training process is general and is independent of a particular
FPSP device.
• an optimised and adaptable implementation of CNNs on an
FPSP, relying on the strengths of the hardware to demon-
strate high throughput and energy efficiency, achieving hand-
written digit recognition on the MNIST dataset [20] at 96.9%
accuracy at 2260 FPS, using only 0.7mJ per recognised digit.
The rest of the paper is organised as follows: Section 2 cov-
ers background and related work. Section 3 describes the training
method used for the CNN, taking into account hardware properties.
Section 4 explains further improvements for inference. Sections 5
outlines experimental results and comparisons, and finally Section 6
presents the conclusions and future directions.
2 BACKGROUND AND RELATEDWORK
2.1 Analog Computation
In digital computing, multiple distinct binary signals (bits) are used
to represent a state or a number. In contrast, in current-mode ana-
log computing, electrical charge is used to store a value, which
can be read as an electrical current. The hardware needed to do
arithmetic computation on analog signals is considerably simpler
than on digital systems. For instance, to add two analog values, cur-
rents are joined from two sources representing the original values,
while when computing in digital form using two 8-bit numbers, an
adder needs many transistors (between 6 and 28 transistors per bit
depending on circuit design [29]).
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Figure 1: SCAMP5 vision system architecture: A digital micro-controller broadcasts instructions to an array of analog process-
ing elements (PE). Each PE has an Arithmetic Logic Unit (ALU), seven local registers, and data links to its 4 neighbours.
2.2 Analog Focal Plane Sensor Processors
Focal-Plane Sensor-Processor (FPSP) chips are a special class of
imaging device in which the sensor array and processor array are
embedded together on the same integrated circuit [30]. Unlike
traditional vision systems, in which sensor arrays send collected
data to a separate processor for processing, FPSPs allow data to
be processed in place on the imaging device itself. This architec-
ture enables ultra-fast image processing even on small, low-power
devices, because costly transfers of large amounts of data are no
longer necessary. Some examples of FPSPs include the ACE16k [21]
and the MIPA4k [26], as well as the SCAMP-5 system [4] used to
carry out the experiments described in this paper.
Figure 2: A real example of noisy computation on the focal
plane of SCAMP5. Left: crop of size 10×10 of a supposedly
uniform input array, with value 100. Right: result after ap-
plying 4 times division by 2 and multiplication by 2 on this
input. We notice a global shift (right image is 30% darker),
and an increased amount of noise (left image standard devi-
ation is approx. 2, whereas it is 6.3 for the right image, with
one pixel being completely off, due to computation noise).
The SCAMP-5 device is made of a traditional ARM Cortex M4 +
M0 dual core digital micro-controller, connected to a light sensitive
analog processor chip (the vision chip). The M4 core is responsible
for sending instructions to the analog chip, while the M0 core is
in charge of miscellaneous tasks such as interfacing. The vision
chip consists of a 256×256 grid of pixel-processors, or Processing
Elements (PEs). Arithmetic and logic instructions sent by the digital
micro-controller are executed in parallel by all PEs on the array
(see Figure 1), on the data they locally hold. The computations are
massively parallel, at the pixel level: an FPSP is a Single Instruc-
tion, Multiple Data (SIMD) computer. Additionally, the PE array
is also provided with an interconnection network, allowing each
PE to access values stored in its 4 neighbouring PEs’ registers (see
Figure 1).
Each PE has a light sensitive diode, so the array functions as
an image sensor, and is enabled with an Arithmetic Logic Unit
(ALU). Each ALU acts on its PE’s memory registers - only 13 digital
registers each storing one bit, 7 analog registers each storing a
voltage. The limited number of analog registers per pixel creates
computational challenges in implementations.
The analog nature of the computations enables high processing
rates, but it introduces noise to the result. An example is shown in
Figure 2. Thus it is essential to account for the impact of the noise.
The idea of reducing digital data transfers from the imaging
device to the processing device is also exploited by event based
cameras. Classical event based cameras such as the DAVIS240 [3]
or the Gen3 ATIS [27] only record and transfer per-pixel intensity
changes.
2.3 Vision Algorithms for FPSPs
Vision algorithms serving various functions have been successfully
implemented on analog FPSPs. Examples include FAST16 corner
detection [8], four degrees-of-freedom visual odometry [12], and
depth estimation using a focus-tunable liquid lens [22].
Bose et al. implemented a CNN for digit classification [2]. Their
work differs from the result of this paper in that their computa-
tions are run on digital registers, using a special ternary weight
framework for convolutions - whereas we use analog registers.
This achieves high speed and energy efficiency, at the price of a
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decrease in accuracy compared to digital implementations running
on traditional hardware.
Debrunner et al. describe AUKE [13], a code generator doing
the automatic conversion of 2D convolution layers into FPSP code.
Given a convolution filter, a target analog register and a set of
auxiliary registers that can be used for the computations, AUKE
produces the shortest program to applies the convolution on the
target register. AUKE aims for the shortest possible program, for ob-
vious execution speed reasons, but also to limit the introduction of
noise to the result. The spatial extent of the convolutional filter can
be of any size, and is not restricted to immediate neighbours only
(3×3 convolutions). The limited instruction set of an FPSP however
puts a restriction on the filter weights of the feasible convolutions.
The work proposed here utilizes the AUKE framework to convert
convolution kernels to FPSP executable codes.
2.4 Hardware Acceleration of Convolutional
Neural Networks
CNN computation involves computationally demanding matrix
multiplications and occurs in two modes: training and inference.
While slow training may not limit their use in real-world applica-
tions, slow inference immediately becomes a bottleneck. Several
attempts have been made to design customised chips capable of
performing efficient convolutions [9], [28], [7], and [24].
For instance, Origami is a power efficient and high GOp/s/W (803
GOp/s/W) digital system, devised to compute on-chip neural net-
works [5]. Chakradhar et al. designed a hardware architecture for
CNNs that dynamically optimizes for performance by configuring
the hardware on-the-fly [6]. Similarly, Intel’s Movidius Myriad 2
Neural Compute Stick (NCS), is composed of multiple cores config-
urable for different networks [17]. Eyeriss [10] is an energy efficient
CNN accelerator chip, relying on data gating and compression. It
runs the convolutional part of AlexNet [19] at 35 FPS with 278 mW
power consumption.
In these designs, sensors and processor(s) are not co-located un-
like in FPSPs. Instead, the hardware is configurable to run different
networks.
3 PROPOSED METHOD: ANALOGNET
We present a method for training a CNN architecture for image clas-
sification, that is suitable for deployment on analog FPSPs, given
the availability of a training datasetX . We supposeX = {(Ii , li )}Ni=0,
where each Ii ∈ Rh∗w∗3 is an image, and li ∈ {1, ...,L} its corre-
sponding label. CNN architectures for image classification start
with convolutional layers, followed by fully connected layers.
Our method is meant for use with analog FPSPs supported by
a digital micro-controller. We propose rapidly carrying out con-
volutions in parallel on the FPSP, followed by the transmission
of intermediate results to the digital micro-controller where fully-
connected layers can be computed. This architecture, making use
of convolutional layers followed by fully connected layers, is a
standard method in image classifiers. Instead of slowly transfer-
ring each frame to a sequential processor, one can transfer sparse
feature maps which are the result of a pixel-parallel computation
on this frame. Sending only short vectors of scalar (corresponding
to a traditionally flattened and pooled version of 2D feature maps)
thresholding,
sum poolingconvolutions
fully
connected
A B C
input
binarization
3
input
output
label
image
On the focal plane (analog computations) Micro-controller
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Figure 3: AnalogNet Architecture: convolutions are exe-
cuted on the focal plane, and fully connected layers on the
digital micro-controller. To reduce data transfers, only a
short flat vector of scalar values is sent from the focal plane
to the micro-controller, and not entire 2D feature maps.
greatly reduces the data transfers to the micro-controller. This is
what we intend to take advantage of, as visualised on Figure 3. We
dub the resulting architecture AnalogNet.
The training method consists in the following steps:
• Value Approximation and Custom Regularization: A
standard CNN is first trained on X . To do this, numerical
approximation, with a custom regularization are applied, to
ensure the resulting convolutions are implementable on the
FPSP.
• Noise-Inclusive Training: Trained weights in the convo-
lutional layer(s) from the previous step are then converted
into FPSP code using the AUKE framework. At this stage,
the network consists of FPSP code computing the convolu-
tional layers, followed by the fully-connected layers. A noise
function is applied to each FPSP instruction in the network,
and the fully connected layers of the network are re-trained
on this noisy signal.
Each of these steps are explained in detail below. The result is a
CNN architecture that can be used to perform inference on an
analog FPSP with minimal performance loss even in the presence
of hardware noise.
3.1 Value Approximation and Custom
Regularization
Neural networks are normally implemented via multiplication of
floating point numbers. However, analog FPSPs such as SCAMP-5
do not support multiplication. Instead, integer multiplication must
be carried out through repeated additions.
In such cases, we resort to value approximation formultiplication.
As is the case for most FPSPs, the SCAMP-5 device only supports
division by two and addition. By combining repeated additions
and divisions, we can approximate the result of any floating-point
multiplication operation to arbitrary precision [13]. For instance,
multiplication of value a by 0.87 can be approximated by the fol-
lowing sequence:
0.87 × a ≈ (12 +
1
4 +
1
8 ) × a = 0.785 × a
While theoretically allowing arbitrarily precise multiplication,
in practice greater precision requires a greater number of division
operations, with each operation introducing additional noise. We
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therefore limit approximation to a depth n, indicating the maximum
number of divisions allowed. In practice, we used n = 2.
We can train a neural network that accommodates these lim-
itations, by using a regularization function that incentivises the
selection of weights close to intervals of 12n , as such weights can
be approximated with minimal error:
Lr eд(θ ) = cos
(
π (2n+1 · θ + 1)
)
+ 1 (1)
For instance, by setting n = 2, we have Lr eд(θ ) = 0 where
θ ∈ {0,±0.25,±0.5, ..}. We found that the most effective way of
utilising the regularizer is to employ it in a re-training loop, carried
out on a network first trained without a regularizer. Weights learnt
were observed to be close to the target weights, whereupon a final
rounding-off was carried out.
3.2 Noise-Inclusive Training
At this stage convolutional layers are frozen and converted into
FPSP code using AUKE [13]. We re-train the fully-connected layers
to account for the noisy execution of the convolutional layers on
the focal plane. We now introduce our approach by which hardware
noise can be integrated into the training loop.
A pre-defined noise model may not always be available (as was
the case for this study), as formulating a noise model is a complex
task. Instead we can infer an implicit noise model directly from
empirical data. The converted FPSP code obtained above is loaded
onto the FPSP device, which is itself placed in front of a computer
screen. Convolutions are executed on the focal plane while the
dataset images are shown in sequence to the FPSP device. For each
image Ii , we collect the flattened output of the convolutional layers
fi ∈ Rs , and associate it to its ground truth label li . This process
is used to create a new dataset X ′ = {(fi , li )}Ni=0, corresponding to
intermediate results of the CNN inclusive of true hardware noise.
X ′ is used to train the fully-connected layers, which implicitly learn
a model of the hardware noise and compensate for it.
4 INFERENCE OPTIMISATION
To take advantage of the pixel-parallel computations on the focal
plane, we presented above how convolutions can be trained for
implementation in an analog manner. Their execution on the focal
plane is noisy, and their effect is only approximating what they
were designed for. Conversely, the fully connected layers do not
benefit from pixel parallel computations. Moreover, we expect them
to compensate for the inaccurate nature of the convolutions that
precede them in the network. For this reason, they are executed on
the digital micro-controller which is adjacent to the focal plane.
In this section, we explain further how the result of convolutions
are aggregated and sent to the micro-controller, and how the fully
connected layers are executed.
4.1 Output Event Binning Process
The feature maps created by the convolutional part of the network
are binarized: on the focal plane, locations above a certain threshold
are assigned a 1, and others a 0. The corresponding threshold value
is learned as part of the training process, and can be thought of as
a bias for each convolution in the final layer. The binary feature
maps are then collected by the adjacent digital micro-controller
1 2
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Figure 4: AnalogNet’s event binning process. Events (i.e. ac-
tivated binary features) fall into twelve overlapping bins.
Black pixels correspond to a possible events configuration,
here yielding the output vector (3, 0, 0, 5, 2, 1, 1, 2, 6, 4, 5, 3).
in the form of a collection of events: each event is a tuple of 2D
coordinates, corresponding to the location of an activated feature.
Transferring the coordinates of activated features instead of whole
arrays is an effective way of reducing data transfers from the analog
vision chip to the digital micro-controller.
The micro-controller is responsible for spatially binning the
received events, in order to transform each feature map into a
vector of fixed length. Each event falls within a spatial bin, and
increments its count. This step can be seen a sum-pooling a binary
feature map. As shown on Figure 4, the binning procedure we
propose uses 12 overlapping bins. Each convolutional feature map
thus yields 12 values for the fully connected. This design uses the
prior knowledge that the most informative locations of an image
usually are in its central area. For this reason, we suggest to discard
events located in the four corners, and to use different bins for the
central events - to preserve more information about their location.
4.2 Fully Connected Layers Computations
The vectors resulting from the above binning process (one per
feature map) are aggregated into a single vector, and given as input
to a fully connected network. Classically, taking the argmax of the
final layer’s output produces the predicted label for the input image.
As introduced earlier, the FPSP’s micro-controller is very rudi-
mentary, and clocked at low frequency. Digital computations can
thus easily become the speed bottleneck of an FPSP program. Conse-
quently, to not hinder the great advantage brought by the execution
of convolutions on the focal plane, the digital computations of the
fully connected layers had to be optimised. The execution of a
single fully connected layer can be seen as matrix-vector multipli-
cation, with the addition of a point-wise bias - the matrix carries
the weight of the layer, and the vector consists in its input values. A
standard implementation relies on double loops for matrix-vector
multiplication.
In our case, once the training is done, the network structure and
weights are fixed. As a result, we know in advance (at compilation
time), the number of iterations needed in each loop, and the coef-
ficient of each multiplication. For this reason, we unroll the loop
before compilation, and hard-code the weights in the unrolled loop.
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Table 1: Comparison of computation time of a 2 layers fully
connected network (36 input units, 50 hidden, 10 output),
with three different methods used for matrix-vector multi-
plication, on the SCAMP-5 vision system.
Method Time for fully-connectedcomputation (µs)
Standard double loop 483
Unrolled loop 465
Ours: unrolled loop
and hardcoded weights 136
This removes the overhead of accessing memory, and even frees
some RAM. The length of the program is considerably increased,
but the resulting speed-up is substantial, as presented in Table 1.
This technique is equivalent to putting some manual optimisation
upstream of the compiler.
5 EXPERIMENTS
We conducted experiments demonstrating that a network architec-
ture trained and implemented using themethod described above can
successfully achieve competitive performance on FPSP hardware.
We then evaluated it on the MNIST hand-written digit classification
dataset [20], comparing the accuracy, inference time and power con-
sumption of this architecture as implemented on FPSP (SCAMP-5),
CPU (Intel i7-4930K), GPU (Nvidia GTX1080) and Vision Processing
Unit (VPU, Intel Myriad2 Neural Compute Stick).
5.1 Architecture
Here we explain the reasoning and experiments resulting in the
final choice of architecture for AnalogNet.
5.1.1 Single convolutional layer. We first showed the relevance
of our training method in the case of a single layer CNN. In this
single layer, the number of convolutions remains to be chosen. For
this reason, we studied the accuracy of single layer CNNs using
increasingly many convolution kernels (or feature maps). All other
parameters are fixed: each convolution kernel is of size 3×3, each
feature map is pooled according to the binning method presented
above, and the fully connected layer has two layers - 50 hidden
units, 10 output units.
Figure 5 reports the resulting testing accuracy, both for a digital
implementation in Tensorflow [1], and for a final implementation
on the SCAMP5 device. For each kernel number between 1 and
7, the full training process is run. For a given kernel number, the
testing accuracy reported for the digital implementation is greater
than the final implementation on the SCAMP-5 device: this is due
to noisy nature of computations on the focal plane. As one could
expect, a network with more kernels reaches a higher accuracy,
but the returns of adding new kernels is diminishing. The draw-
backs of using more kernels are an increased latency and power
consumption of the convolutional part, which scale linearly with
the number of feature maps it has. Figure 6 presents estimated
inference duration and frames per second.
Figure 5: Testing accuracy, with increasingly many kernels
in a single layer CNN.
Figure 6: Estimation of the time required for one forward
pass of a single layer network with increasingly many ker-
nels, and the resulting FPS.
This systematic search of the architecture space of single layer
CNNs clearly exhibits the trade-off at stake. We consider the three
kernels, single layer CNN to be at the sweet spot of this design
space. With more kernels, the networks fall below the landmark of
2000 FPS. Being at the inflexion point on Figure 5, adding more than
3 kernels gives diminishing returns in terms of testing accuracy.
5.1.2 Experimenting with two layers of convolutions. We then briefly
explored the feasibility of implementing multiple convolutional lay-
ers on the SCAMP-5 device. The main design issue that arises is
caused by the very limited register availability. In a traditional 2-
layer CNN, each feature map of the second convolutional layer is
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the sum of the results of convolutions applied to each feature map
in the first layer. This creates the need to store partial results, since
all feature maps of the first layer are required until the very last
feature map of the second layer is computed. This is a challeng-
ing problem, due to limited number of analog registers (AREGs)
available for each pixel.
To store more partial intermediate feature maps, we tried storing
some analog values in boolean digital registers (DREGs) for later
use, when not presently needed for any computation. Using a quan-
tisation procedure, one AREG’s content can be encoded in binary
and moved to multiple DREGs. The AREG can then be freed and
used for current computations, while its content is saved and avail-
able for later use. An AREG stores a voltage representing integer
values between -127 and 127, while a DREG stores either a 0 or a 1.
These A/D conversions are extremely fast, and data remains on the
focal plane - we do not give up to the benefits of FPSP computations.
The precision level of the quantisation procedure can be adjusted, to
choose between very frugal DREG use and high precision quantisa-
tion. Theoretically, the whole dynamic range of an AREG requires 8
DREGs to be precisely stored. In practice, operations are noisy, and
using 8 DREGs provides an unnecessary amount of precision. In
our experiments, we found 3 to 4 DREGs to be sufficient to capture
the content of one AREG accurately enough.
Quantization is an idea that has already been explored to reduce
the memory footprint of CNNs, as in [15], [31] or [11]. In our
case, we used a two layer CNN, each layer having 3 feature maps.
The quantisation procedure is used to binarise the first layer’s
feature maps when required. The best result we could achieve
showed a final accuracy more than 1% below the single layer one
that uses 3 kernels. We therefore decided not to use it as our final
implementation of AnalogNet.
We also experimented another technique based on spatial pool-
ing. Pooling feature maps decreases their spatial dimensionality,
allowing for multiple ones to be stored on a single AREG. This
idea of interleaving multiple arrays of data on a single AREG was
explored by [23], but showed disappointing performance in our
case.
Our hypothesis is that the poor performance of two-layer con-
volutional layers on the SCAMP-5 device is mostly due to noise
accumulating at each operation. For this reason, the final AnalogNet
architecture consists of a single convolutional layer, with 3 convo-
lutions.
5.1.3 Noise accumulation. To demonstrate the negative effect of
noise accumulation when running multiple layers of convolutions
on the SCAMP-5 device, the performance of depth-separable CNNs
is assessed. In depth-separable convolutions, feature maps are not
combined with summation as with traditional convolutional layers.
Instead, series of convolutions and non-linearities are applied to
the input images, each one forming an independent thread in the
computational graph. Depth-separable convolutions are most often
used to reduce memory footprint of CNNs [16]. In our case, this
greatly decreases the requirement to store partial results on the focal
plane. Since feature maps are not combined, feature extraction is
not as powerful and efficient as with standard convolutional layers.
However, the accumulation of non-linearities and convolutions still
helps in improving testing accuracy.
Figure 7: MNIST testing accuracy of CNNs using increas-
ingly many layers of depth separable convolutions. Each
layer is made of three 3*3 convolutions, and a ReLU ac-
tivation function. The case with 1 layer corresponds to
AnalogNet.
Figure 7 shows the MNIST testing accuracy of CNNs using in-
creasingly many layers of depth separable convolutions, both in
our noiseless digital simulations and on the SCAMP5 device. In
simulations, having more depth-separable layers yields better re-
sults, with diminishing returns. On the SCAMP5 device, the exact
inverse phenomenon happens, with results getting worse as each
new layer is added.
This results confirm our hypothesis that despite being more
powerful in theory - i.e. with noiseless and precise digital imple-
mentations - networks involving longer chains of computation
perform poorly on the SCAMP5 device. The computation chain
between the input image and the output feature maps is longer, and
the information is supposed to be refined, but is in reality diluted
in increasing amounts of noise. What really is detrimental here is
the accumulation of noise.
5.2 Accuracy
In Table 2, we compare AnalogNet’s accuracy on the MNIST test
dataset with the accuracy reported by Bose et al. [2]. Similarly to
the noise aware training process presented in Section 3, the FPSP is
placed in front of a computer screen, which is displaying the whole
MNIST test set. The label predicted by the SCAMP-5 is compared
to the ground truth one.
Our solution achieves decent accuracy, at 96.9%. However, al-
though this aspect is not quantified, the method from Bose et al.
seems more robust to image misalignment and variable point of
view. We also compared to a digital (noiseless) implementation of
AnalogNet, and RMDL [18], which achieves state of the art MNIST
classification accuracy, but relies on a much more complex archi-
tecture than AnalogNet.
5.3 Inference Time
For the SCAMP-5, VPU, CPU and GPU, inference time was es-
timated by measuring the average per-frame computation time
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Table 2: MNIST testing accuracy comparison. A digital de-
vice refers to either CPU, GPU or VPU.
Architecture Hardware Testing accuracy
AnalogNet SCAMP-5 96.9%
Bose [2] SCAMP-5 94.2%
AnalogNet digital 97.1%
Bose [2] digital 95.4%
RMDL [18] digital 99.82%
Table 3: Estimated per-frame computation time in micro-
seconds, for AnalogNet architecture. Image data retrieval
time is excluded for CPU, GPU, and VPU, while it effectively
is zero for SCAMP-5.
Hardware Inference time
SCAMP-5 442
VPU 422
GPU 758
CPU 651
incurred on each system. It was measured by their respective sys-
tem utilities. Table 3 shows the recorded per-frame computation
time. Excluding the substantial time cost of capturing and retrieving
the image data from a separate camera for computation on the CPU,
GPU and VPU, the SCAMP-5 FPSP is already much faster than the
CPU and the GPU, and reaches almost the same speed as the VPU.
Note that these figures include the total time for inference, i.e. both
the convolutional part and the fully connected one - and the trans-
fer of binary features from the focal plane to the micro-controller
in the case of SCAMP-5.
In practice this data retrieval bottleneck is a major limitation
on frame rates achievable on CPU, GPU and VPU. The FPSP does
not face this bottleneck because image data is processed in place at
the pixel level. Depending on the application, the image retrieval
process can be fully parallelized, and be faster than the inference
time. In these cases, in the continuous regime, the data retrieval
bottleneck vanishes. In other situations, a real time, low latency
prediction is needed - such as in high speed robotics. In these cases,
the latency of a standard camera can become the first obstacle in
achieving low latency. For instance, transferring an 8 bit image of
size 28×28 pixels from the sensor of the SCAMP-5 camera (which
can also be used as a standard webcam) to a nearby computer via
USB 2.0 takes 1584 µs.
Taking this into account shows the clear advantage of realising
most computations directly on the light sensor, in an analog manner.
The image retrieval latency is simply reduced to zero. Implemented
on the SCAMP-5 device, AnalogNet infers the label of an MNIST
digit in 442 µs, giving an framerate of 2260 FPS. The latter is a
calculated figure, since our computer display setup cannot achieve
this refresh rate.
AnalogNet compares very favourably to Bose [2], which reports
a maximum frame-rate of 210 FPS, equivalent to a minimum infer-
ence time of approximately 4700µs. Note that the GPU inference
time is disappointingly high. Our speculation is that GPUs are opti-
mised for treating large batches of images, but not single instances
sequentially, in an online manner.
Table 4: Estimated per-frame energy consumption, in milli-
Joules. Energy consumption incurred in capturing and re-
trieving an image is excluded for CPU, GPU, and VPU, while
the SCAMP-5 figure is ‘all-in’. For the VPU and CPU, en-
ergy drawn by the host computer is conservatively lower
bounded.
Hardware Host Inference Total
SCAMP-5 0 0.7 0.7
VPU ≥0.9 0.3 ≥1.2
GPU ≥1.5 28.6 ≥30.1
CPU 0 18.9 18.9
5.4 Energy Consumption
Per-frame energy consumption was determined by estimating the
power drawn by each device multiplied by the per-frame inference
time. The power draw was measured using Nvidia SMI for the GPU,
Intel RAPL for the CPU, and an USB power meter for the VPU
and the SCAMP-5. Table 4 shows the estimated per frame energy
consumption. AnalogNet inference on the SCAMP-5 FPSP uses far
less energy per-frame than a CPU or a GPU and is comparable to a
low-power VPU.
Note that the FPSP figure is an ‘all-in’ one, while the CPU, GPU
and VPU estimates do not consider the energy consumption re-
quired for image capture and data transfer, i.e. the energy cost of
capturing and retrieving the image data from a separate camera
or a digital storage. Furthermore, energy consumption estimates
for the VPU and GPU have to account the power drawn by a host
computer. This is conservatively lower bounded by 2 Watts, which
is the power drawn at idle by a Raspberry Pi 3.
5.5 Discussion: Limitations
While state-of-the-art CNN architectures use many convolutional
layers, our work was limited to a single convolutional layer, thereby
restricting our CNN experiments to the MNIST dataset. There are
two fundamental challenges involved in computing additional lay-
ers on an analog FPSP:
• Data Loss: In analog systems, every computation introduces
additional noise to the original signal. Additional layers nat-
urally require a greater number of computations.
• Data Sparsity: Data is stored geographically on the FPSP,
resulting in pooled data being spatially dispersed. To con-
tinue computation, the data needs to be spatially compressed,
introducing additional noise.
In this application, only the central 28×28 subarray of a 256×256
device is used, and hence the computational capabilities of the focal
plane are not fully exploited.
6 CONCLUSION
In this paper, we demonstrated the potential for analog FPSPs to
bring computer vision capabilities embedded applications that are
constrained by power budgets and requiring very low latency, such
as robotics. We developed a method for designing customised CNNs
for use on analog FPSPs that are able to overcome the challenges
inherent in working with such devices. We performed experiments
Matthew Z Wong, Benoit Guillard, Riku Murai, Sajad Saeedi, and Paul H J Kelly
on the MNIST dataset, showing that digit recognition using a CNN
can indeed be carried out on an analog FPSP. By using FPSPs to
process data in the focal plane and limiting data movement only to
important features, we showed that we can increase the frame-rate
and reduce the overall power consumption significantly.
We realise that the greatest limitation of our work is the very
simple architecture of AnalogNet in regard to the current state of
deep learning. Further work should focus both on designing addi-
tional network architectures capable of operating within current
hardware constraints, and on developing new FPSP hardware de-
signs that alleviate the limitations encountered in this paper. One
significant hardware contribution would be more memory at each
processing element (PE). Currently, SCAMP-5 PEs have access to
extremely limited memory. Additional memory (analog or digital)
would facilitate implementation of complex neural networks, with
an increase in the amount of memory available directly correspond-
ing to an increase in the ability of the FPSP to handle convolutional
layers of greater breadth.
Accounting for noise for CNN inference also remains an impor-
tant issue. It could better be integrated in the training, if a precise
differentiable noise model was available. Another potential solu-
tion could be to mitigate the effects of noise at inference time, for
instance by running each operation multiple times and averaging
their result.
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